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Abstract— This paper presents case-study
results on the application of information the-
oretic approach to gate-level evolutionary cir-
cuit design. We introduce information mea-
sures to provide better estimates of synthesis
criteria of digital circuits. For example, the
analysis of signal propagation during evolving
gate-level synthesis can be improved by using
information theoretic measures that will make
it possible to find the most effective geome-
try and therefore predict the cost of the final
design solution. The problem is considered
from the information engine point of view.
That is, the process of evolutionary gate-level
circuit design is presented via such measures
as entropy, logical work and information vitality.
Some examples of geometry driven synthesis
are provided to prove the above idea.
I. Introduction
The impact of different design strategies on
the time cycle of digital circuit creation, and
the effect of performance and power dissipation
on the final realization have increased the im-
portance to integrate the technology - indepen-
dent and technology - dependent design stages.
In other words, logic specification should be-
come closer to the final topological structures
and physical implementation of digital circuits.
To move in this direction, we address the prob-
lem of automatic synthesis implementations us-
ing gate-level evolutionary approach [2]. Gate-
level evolutionary design is of great interest to
researchers as it outlines the major steps to syn-
thesize the final realization [3]. Concepts and
techniques developed for different design strate-
gies separately can therefore be exploited simul-
taneously in evolutionary circuit design. Our
study is based on the pioneering work of the
gate-level evolutionary synthesis which exploits
geometry representation of rectangular array of
cells [2], [4].
In information networks, of which digital cir-
cuits are an integral component, one deals with
a variety of logical operations and complex
processes delivering signals before information
reaches the final destination. These information
systems seem to need a new basic theory which
helps to understand the system in its entirety
in order to provide a basis for designing the
total system. Such a theory was developed in
[8]. In accordance with the theory, the machines
which deal with information can be generally re-
ferred to as information engines which model
the actual information systems. In this paper,
we propose such an interpretation for evolution-
ary circuit design which considers stochastic be-
haviour of evolutionary synthesis in the context
of information measures [1], [7]. Hence, en-
tropy is used as a complexity characteristic in
the circuit-design optimization process and gen-
erally in signal processing [5]. Altogether, we
describe a new method of analysis for geometry-
based evolutionary synthesis in which the main
contribution is using information theoretic mea-
sures for calculating parameters of geometry in
evolutionary gate-level circuit design.
This paper is structured as follows. Sec-
tion II explains the background. Section III de-
scribes the information theory interpretation of
geometry-based gate-level circuit design. We in-
troduce information measures and their applica-
tions to digital circuit design in Section IV and
show case-study results. We conclude and open
a discussion forum in Section V.
II. Preliminaries and Assumptions
Consider logic representation of a digital cir-
cuit in the form of Boolean function f treated as
the mapping {0,1}n → {0,1}m over the variable
set X = {x1, · · · , xn}. Here, n is the number of
variables (inputs), and m is the number of func-
tions (outputs).
A. Evolutionary Circuit Design
The central idea of evolutionary gate-level cir-
cuit design is to search for functionality and
connectivity of an array of cells whose param-
eters are defined by the circuit layout called cir-
cuit geometry [4]. Possible solutions are repre-
sented using chromosomes which are exploited
by genetic algorithm with standard operations
such as mutation, crossover and selection. The
length of a chromosome depends on circuit ge-
ometry. In our work, the circuit geometry can
be changed, therefore a chromosome of variable
length is considered.
The evolution of the digital circuit design is
twofold: first, 100% functionality has to be ob-
tained; second, the complexity of realization,
i.e., number of gates, inter-connections and lay-
out should be taken into consideration. It was
shown in [3] that by allowing the circuit geom-
etry to be flexible, we can evolve circuits with
the smallest number of used gates. Other circuit
geometry characteristics are: number of inputs,
size of the array of logic cells in the form of the
number of rows and columns, degree of connec-
tivity defined by a level-back parameter, and the
functionality or the fitness function.
In this paper, we consider only two aspects
of evolutionary circuit synthesis: determining
the size of n × m cellular array with nI in-
puts and nO outputs, and defining the library
of gates needed for the process of evolutionary
circuit design. The circuit layout is given as
a rectangular array of gates which are uncom-
mitted (Figure 2(a)). We restrict our investi-
gation to the cell library α of basic logic func-
tions L = {NOT ,AND,OR, EXOR} with pri-
mary and inverted inputs. We omit the stages
of evolutionary synthesis and further verification
of evolved circuit. The efficiency of the search
process is indicated using the so called fitness
function. The fitness function which employs
information theoretical measures was proposed
in [3]. In our study of geometry, we utilize infor-
mation theoretic notations as a tool to quantify
the characteristics of geometry and cell library.
B. Information Theoretic Notations
In order to quantify the content of in-
formation for a finite field of events A =
{a1, a2, · · · , an} with probabilities distribution
{p(ai)}, i = 1, 2, · · · , n, Shannon intro-
duced the concept of entropy [7]: H(A) =
−
∑n
i=1 p(ai) · log p(ai), where log denotes the
base 2 logarithm. For two finite fields of
events A and B with probability distribu-
tion {p(ai)}, i = 1, 2, · · · , n, and {p(bj)},
j = 1, 2, · · · ,m, probability of the joint oc-
currence of ai and bj is joint probability
p(ai, bj), and there is conditional probability,
p(ai|bj) = p(ai, bj)/p(bj). The conditional en-
tropy of A given B is defined by H(A|B) =
−
∑n
i=1
∑m
j=1 p(ai, bj) · log p(ai|bj).
In case of logic networks and signal process-
ing, we assume that the sets of values of a func-
tion f and arbitrary variable x are two finite
fields [5]. We calculate the probability p|f=b =
k|f=b/k, where k|f=b is the number of assign-
ments of values to variables for which f = b and
k is the total number of assignments.
Example 1: For the function f = x3 · x2 ∨ x1
with truth vector [10001111]: H(f) = −5/8 ·
log2(
5/8)−
3/8 · log2(
3/8) = 0.96 bit, H(f |x1) =
−1/8 · log2(
1/4)−
3/8 · log2(
3/4)−
4/8 · log2(
4/4)−
0 = 0.41 bit. By the same computations
H(f |x2) = 0.91 bit, H(f |x3) = 0.91 bit.
III. Information Engine of Circuit
Evolution
Consider an information engine with one in-
put port and one output port, where the initial
description of the logic function f is converted to
output description, evolvable circuit. Any pro-
cess done by the information engine can be con-
sidered as a composition of two types of pro-
cesses, isentropic process and entropy changing
process. Successful (100% functionality) evolu-
tionary design is an isentropic process that does
not change the function itself. When we deal
with an entropy changing process that requires
the conversion of input and output combinations
or ensembles, we call such a process iso-vitality.
The concept of information engine of evolv-
able gate-level circuit design is based on the
following notation. For every input description
of the logic function f , there exists the logical
NetWork (NW ) which converts input ensemble
to output ensemble. Hence, the loss of uncer-
tainty or network information can be character-
ized by INW = Hloss(f |X) = H(X)−H(f). For
each input xi of the logical network, the value
of information transmitted to the output f is
Htrans(xi) = H(f |xi).
A. Evolutionary Design as Isentropic Process
Consider a circuit design process as a se-
quence of steps which operate with input vari-
able X, and correspond to network representa-
tion of the function f . Let q(f ;NW ) be the
logical work required to convert initial descrip-
tion of f to the network NW via an information
engine. The concept of logical work for digital
networks was also discussed in [1]. The circuit
design process is reversible, i.e., it is possible to
produce the initial function description from the
network, which means it is an isentropic process:
H(f) = I(f ;NW ) and I(X;NW ) = H(X).
For an isentropic process of circuit design, we
can use the information potential measure de-
fined next.
Definition 1: Information Potential is the
inferior bound of quantity of logical work
q(f ;NW ) under all possible NW design pro-
cesses,
Q(f ;NW )=
Inf [q(f ;NW )] for all possible NW
This is the information potential of logic func-
tion f with respect to network NW .
Another important information concept is,
Definition 2: Information Vitality is the in-
formation potential of an ensemble X with re-
spect to network NW per unit of information,
T (NW ) = Q(f ;NW )/H(f)
This is the information vitality equation.
The information potential characterizes the cost
of final realization of the logic function f ,
therefore, the search of the inferior bound of
q(f ;NW ) represents a search of the logic func-
tion that will minimize the cost of realization.
The dynamic behaviour of an information en-
gine of gate-level circuit design can be best de-
scribed in the entropy vs. vitality diagram, so
called H-T-Diagram (Figure 1). The design of
digital circuit is an isentropic process with re-
spect to inputs and outputs. Information ver-
ification of circuit design is an iso-vitality pro-
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H-T-Diagram of gate-level circuit design
process
cess. We can evaluate the loss of information
via construction of a logic network for the ver-
ified function. The synthesis of an information
engine for evolutionary gate-level circuit design
deals with all parts of H-T-Diagram in addition
to information measuring which is an essential
part of the synthesis process.
B. Gate-level Information Measuring
Let us consider simple gates and its informa-
tion content in order to analyze the information
transmission through each gate. The concept of
logical work is crucial for information measures
of Boolean networks [1]. We use the following
notation for each gate: the input entropy H(X),
and the output entropy of function f is H(f).
Definition 3: The conditional entropy H(f |x)
between arbitrary variable x and the function f
is a measure of transmission of information from
input x to the output f .
Definition 4: The difference between input
and output entropies of a gate,
Igate = H(X) −H(f),
is an information theoretic measure of the gate.
Example 2: For the function AND we obtain
the following entropy measures: H(X) = −1/4 ·
log 1/4−
1/4 ·log
1/4−
1/4·log
1/4−
1/4 ·log
1/4 = 2
bits, H(f) = 1/4 · log
1/4 −
3/4 · log
3/4 = 0.81
bits, Igate = 2− 0.81 = 1.19 bits, Htrans(f |x1) =
Htrans(f |x2) = 0.5 bits.
Note, the uncertainty of the output of a dig-
ital network is never increased by knowledge of
input patterns. In other words, the digital net-
work does not increase information carried by
the inputs.
IV. Circuit Layout Measuring
We focus in our study on a scanning process
for a specified geometry style to evolve digital
circuits defined over a library L of gates G1, . . .,
Gt, where t is a total number of gates in the li-
brary. We consider geometry p × q as one of
the main components of the evolutionary design
specification. Note that geometry incorporates
many parameters: the maximal number of p lev-
els, the maximal number q of gates in each level
of the evolved network, types of logic gates from
the standard logic library L, network architec-
ture (permissible interconnections between cells,
levels, inputs and outputs of the circuit).
In the study of gate-level evolutionary design,
the desired logic function has to be implemented
through the scanning process, i.e. processing of
the full circuit is accomplished by dividing it
into subparts (windows) which are scanned in
turn, to fulfill given restrictions on library gates
and geometry structure. The runtime and the fi-
nal cost of circuit realization should be minimal.
It is essential to consider different geometry real-
izations, and various schemes of assigning logic
elements to different circuit levels (see, for ex-
ample, AND −OR− EXOR networks in [6]).
We will vary the number of levels, gates in
each level, and types of gates, and assign gates
to many circuit levels in order to optimize the
evolution process. We investigate the fact shown
in [4] that evolving some circuits is easier to do
on a larger scanning window, but this has re-
sulted in a less efficient circuit.
The evolution of an q-level, n-input,m-output
circuit, over the fixed library of cells L =
{G1, . . . ,Gt} is defined by the scanning window
p× q. The structure of q-level circuit is charac-
terized by the number of levels allowed to be
connected with inputs and outputs, such pa-
rameter is called level back. So, the result of
this searching process is a set of circuits with no
more than q levels and no more than p gates in
each level.
We estimate a scanning window size based on
the information content with the final goal to
optimize this window, or at least to give useful
recommendations on how to choose the geom-
etry to design a circuit in accordance with the
given specification.
A. Information Measures of Library Cells
The main idea of information measuring of a
geometry is to give numerical estimations and
establish propositions for the scanning parame-
ters. Here we define information capacity for a
gate, a library of gates, and geometry.
We select gates, for every position of the
scanned window, from the cell library L. The in-
formation equivalents of library gates are given
in Table I. We consider Igate as an information
capacity of the gate (Figure 2). Here, we do not
take into account the information carried by in-
puts and outputs of the network, because such
an information does not influence geometry pa-
rameters.
Definition 5: Information capacity IL of a li-
brary L of gates G1, . . . , Gt is the entire amount
of information capacities of the gates:
IL =
∑
L Igate.
Example 3: Given the gate library L =
{NOT ,AND,OR}, information capacity is IL
= Igate (NOT ) +Igate (AND) +Igate (OR)
= 2.38 bit.
Definition 6: Information capacity IG of a
single cell with respect to a scanning window is
the maximal information capacity of all gates
from the given (fixed) cell library L:
IG = max{Igate} for all gates from library L.
Based on these definitions, we can assume
that information capacity of p× q geometry over
a fixed library L of gates G1,. . .,Gt is a composi-
tion of information capacities of the cells:
IGeometry = p · q · IG
The information capacity of a geometry also
depends on interconnections among the cells,
and the level back parameter with respect to in-
puts and outputs of an evolving circuit. We use
rough estimations of information capacities for
each level of the created circuit based on infor-
mation measures. Then, proceed from this as-
TABLE I
Information equivalent of primitive gates in bits
Library gates NOT AND OR EXOR
Function f [01] [0001] [0111] [0110]
Maximum input information H(X) 1.0 2.0 2.0 2.0
Output information H(f) 1.0 0.81 0.81 1.0
Gate information measure H(X)−H(f) 0.0 1.19 1.19 1.0
Transmission of information H(f |x) 1.0 0.5 0.5 1.0










Cell
q
p
Scanning in specified
geometry over a fixed
library of cells
IN:  OUT:
Information
capacity:
Gate 1
Circuit level
1 2
Information
capacity:
Gate 3
Information
capacity:
Gate 2
Information
capacity:
Gate 4
Information
fromthespace
ofpossible
circuitsolutions
Evolvedcircuit
inspecified
geometry
Scanning
(a)
(c)
(b)
...
f
Complements
ofvariables
0
1
x1
x2
x3
x4

Fig. 2
Evolutionary gate-level circuit synthesis realized by scanning using geometry and given
library of gates
sumption and additional factors, in particular,
the transmitted information through each level
of the created circuit in order to estimate infor-
mation capacity of the geometry of a given logic
function, and analyze the gate library suitability
in terms of design parameters in our evolution-
ary algorithm.
Example 4: Given the cell library L =
{NOT ,AND,OR} and a scanning window of
2× 2, the information capacity of cells in the
first level is IG = 1.19 bit, and in the second
level is IG = 0.595 bit. The information capacity
of the geometry is equal to IGeometry = 3.57 bit
(Figure 2(c), see corresponding geometry in Fig-
ure 3(c)).
B. Proper Selection of Geometry: Case Study
We summarize the information measures for
different specifications in Table II. These mea-
TABLE II
Information capacity of geometries
Geometry
{NOT , {NOT , {NOT ,AND,
AND,OR} EXOR} OR, EXOR}
2× 2
IGeometry 3.57 3.00 3.57
3× 3
IGeometry 6.2475 5.2500 6.2475
sures allow us to make a priori decision about
the efficiency of a scanning window.
Example 5: Let us estimate the scanning pro-
cess for an evolving 4-input, 2-output digital cir-
cuit. For the purpose of simplification, assume
these specifications,
Specification 1: 3× 3 geometry over the gate
library L = {NOT , EXOR}. The informa-
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Estimations of given geometry for Example 5
tion capacity of the given geometry a priori is
IGeometry = 3·1.00·(1+
1/2+
1/4) = 5.25 bit (Fig-
ure 3(a)). Let us assume that it is possible to
realize the circuit with a maximum of 6-inputs
and 3-outputs, but during the design 4-input, 2-
output circuit was created. It means that some
of cells 3 × 3 did not get utilized (Figure 3(b)).
For this case, the information capacity of the
geometry is IGeometry = 3.5 bit.
Specification 2: 2× 2 geometry over the gate
library L = {NOT ,AND,OR}. The informa-
tion capacity of the design style is IGeometry =
2 · 1.19 · (1 + 1/2) = 3.57 bits. Such geometry
allows to evolve 4-input, 2-output circuits (Fig-
ure 3(c)).
Hence, 2× 2 geometry over L = {NOT ,AND,
OR} has greater information capacity than
3× 3 geometry over L = {NOT , EXOR} to
evolve 4-input, 2-output circuit.
V. Concluding Remarks
It has been shown that information theory
measures of the evolutionary circuit design pro-
cess are useful and give new possibilities to im-
prove the efficiency of the recently developed
evolutionary techniques. The main contribution
of this paper is the inclusion of circuit informa-
tion content in the evolutionary scanning pro-
cess and signal propagation in the context of
an information engine. The extension of the re-
cently developed technique of evolutionary cir-
cuit design includes information quantification
of a cell library, and estimation of circuit geom-
etry. Hence, results obtained with the proposed
technique show that it can be useful for a priori
analysis of gate-level evolutionary synthesis.
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